Self tests - startup sequence

Are there any features that you would like to add to the VESC?
ViennaTom
Posts: 41
Joined: 21 Apr 2016, 13:06
Location: Austria/Vienna

Self tests - startup sequence

Postby ViennaTom » 21 May 2016, 11:05

Hi !
Maybe it might be nice to do more comprehensive checks during ESC startup.
reset reason
memory
SW-CRC
Supply Voltages
Timing
Pin-Levels / IO, ADC-Levels (temp, ...)
FET Stage
communication ports
I think in some applications it is almost essential to resume prior operation (from interruption) or do normal startup - from brownout or watchdog or overheating and a motor still spinning to a regular cold boot with fully charged batteries....
Have a nice day !

Return to “Feature Requests”

Who is online

Users browsing this forum: No registered users and 2 guests